## Rajarshi Shahu Mahavidyalaya (Autonomous), Latur

#### Department of InformationTechnology

## Structured Work Plan for Teaching

#### Academic Year 2022-23

(8-12-22 TO 23-3-2023)

#### 1. Details of Classes to be taught

Class	Name of Teacher	Course Title	Course Code	Lab Course and Code	Total Teaching Hours
B.C.A F.Y. (IISem)Div A	Ms. Rupali.R.Katkar	Digital Logic	U-DIĻ- 282	Lab. Course - VIII (U-LAC- 286)	Th-60 PR-15

### 2. Summary of Lesson Plan

Sr. No.	Unit and Chapter to be covered	Date From	Date To	No. of Lectures	Academic activities to be organized	No. of Test / Assignment with topic
1	UNIT Number system and codes	8-12-2022	27-12-2022	15	Group discussion on numbers system	Class test
2	Unit –II Boolean algebra and gate networks	29-12-2022	19-01-2023	15	Poster presentation	Assignment
3	Unit- III Combinational logic circuit	27-01-2023	21-2-2023	15	Seminar	Revision
4	Unit -IV Sequential logic circuit and Microprocessors	22-2-2023	29-3-2023	15	Group discussion	PPT

Subject in charge

Head
Dept. of Information Technology R.S.M.(Autonomous), Latur

Co-Ordinator

Rajarshi Shahu Mahavidyalaya

(Autonomous), Latur

## Rajarshi Shahu Mahavidyalaya (Autonomous), Latur

# $\label{lem:decomposition} \textbf{Department of InformationTechnology}$

## Structured Work Plan for Teaching

Academic Year 2022-23

(8-12-22 TO 23-3-2023)

#### 3. Details of Classes to be taught

Class	Name of Teacher	Course Title	Course Code	Lab Course and Code	Total Teaching Hours
B.C.A F.Y. (IISem)Div B	Ms. Rupali.R.Katkar	Digital Logic	U-DIL- 282	Lab. Course - VIII (U-LAC- 286)	Th-60 PR-15

## 4. Summary of Lesson Plan

Sr. No.	Unit and Chapter to be covered	Date From	Date To	No. of Lectures	Academic activities to be organized	No. of Test / Assignment with topic
1	UNIT Number system and codes	8-12-2022	27-12-2022	15	Group discussion on numbers system	Class test
2	Unit -II Boolean algebra and gate networks	29-12-2022	19-01-2023	15	Poster presentation	Assignment
3	Unit- III Combinational logic circuit	27-01-2023	21-2-2023	15	Seminar	Revision
4	Unit -IV Sequential logic circuit and Microprocessors	22-2-2023	29-3-2023	15	Group discussion	PPT

Subject in charge

Co-Ordinator

**Co-Ordinator** 

Dept. of Information Technology R.S.M.(Autonomous), Latur Rajarshi Shahu Mahavidyalaya (Autonomous), Latur

